Computer Mathematics

Week 9 Examples

	uts has changed. If we call the propaga	he output to change to the correct value tion delay through a gate t_p , what is the
a)	the sum output of a full adder?	$\phantom{aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa$
b)	the carry output of a full adder?	t_p
c)	the output of a 2-way multiplexer?	t_p
d)	the output of a N-way multiplexer?	t_p
2. Consider a 4-bit adder, considerations delay for:	structed from four full adders 'daisy cha	ined' together. What is the propagation
a) b	the carry out of the most significant bit	? t_p
	the four-bit sum?	$_$ t_p
3. Design a four-way multiple	xer. Two select inputs (SEL_1 and SEL_0	o) control which one of four data inputs

(A, B, C and D) are routed to the output (O). Use any technique you like to design the circuit.